

## BACKGROUND ART

FIG. 1A



FIG. 1B





FIG. 1C






FIG. 3A BACKGROUND ART




FIG. 3B BACKGROUND ART




FIG. 4




FIG. 5A

SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION  
FETCH UNIT TO THE INSTRUCTION BUFFER




FIG. 5B

SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION  
BUFFER TO THE INSTRUCTION REGISTER





FIG. 5C

ISSUING OF INSTRUCTIONS FROM THE INSTRUCTION  
REGISTER TO THE INSTRUCTION DECODER  
(IN UNITS OF PARALLEL EXECUTION CODES)



## PARALLEL EXECUTION BOUNDARY INFORMATION f10

## FORMAT INFORMATION f11












FIG. 7 PATTERNS FOR THE PARALLEL EXECUTION CODES






































FIG. 21




FIG. 22A

INSTRUCTION 1:ld(mem1),R0  
 INSTRUCTION 2:add 1,R0  
 INSTRUCTION 3:st R0,(mem2)  
 INSTRUCTION 4:mov R1,R0  
 INSTRUCTION 5:mov R2,R3  
 INSTRUCTION 6:add R3,R0  
 INSTRUCTION 7:st R0,(mem3)

FIG. 22B




FIG. 22C




FIG. 22D




FIG. 22E




FIG. 22F






FIG. 23A








FIG. 25




FIG. 26A




FIG. 26B




FIG. 27A

INSTRUCTION 1 mov 0x0100, R0  
INSTRUCTION 2 st R0, (SP)  
INSTRUCTION 3 mov R1, R2  
INSTRUCTION 4 mov R3, R4  
INSTRUCTION 5 add R2, R4

FIG. 27B




FIG. 27C




FIG. 27D




FIG. 27E




FIG. 28A

INSTRUCTION 6 ld (mem 1), R0  
INSTRUCTION 7 st R0, (SP)  
INSTRUCTION 8 mov R1, R2  
INSTRUCTION 9 mov R3, R4  
INSTRUCTION 10 add R2, R4

FIG. 28B




FIG. 28C




FIG. 28D

